Kumar, B.R., Kumar, P., Reddy, K.N. and Alex, E.J. 2025. Low – Power TSPC Flip-Flop with Auto-Gated Clock Gating, Power Gating and Redundant-Transition Suppression. Journal of Electronic & Information Systems. 7, 2 (Oct. 2025), 25–37. DOI:https://doi.org/10.30564/jeis.v7i2.10818.