Syamala, B., & Muthusamy, T. (2023). An Improved Power Efficient Clock Pulsed D Flip-flop Using Transmission Gate. Journal of Electronic & Information Systems, 5(1), 26–35. https://doi.org/10.30564/jeis.v5i1.5574