B. R. Kumar, P. Kumar, K. N. Reddy, and E. J. Alex, “Low – Power TSPC Flip-Flop with Auto-Gated Clock Gating, Power Gating and Redundant-Transition Suppression”, j. of electron. & inf. syst., vol. 7, no. 2, pp. 25–37, Oct. 2025.