B. Syamala and T. Muthusamy, “An Improved Power Efficient Clock Pulsed D Flip-flop Using Transmission Gate”, j. of electron. & inf. syst., vol. 5, no. 1, pp. 26–35, Nov. 2023.