Kumar, B. R., P. Kumar, K. N. Reddy, and E. J. Alex. “Low – Power TSPC Flip-Flop With Auto-Gated Clock Gating, Power Gating and Redundant-Transition Suppression”. Journal of Electronic & Information Systems, vol. 7, no. 2, Oct. 2025, pp. 25-37, doi:10.30564/jeis.v7i2.10818.