Kumar BR, Kumar P, Reddy KN, Alex EJ. Low – Power TSPC Flip-Flop with Auto-Gated Clock Gating, Power Gating and Redundant-Transition Suppression. j. of electron. & inf. syst. [Internet]. 2025 Oct. 10 [cited 2025 Sep. 8];7(2):25-37. Available from: https://journals.bilpubgroup.com/index.php/jeis/article/view/10818