An Improved Power Efficient Clock Pulsed D Flip-flop Using Transmission Gate


  • B. Syamala

    Electronics and Communication Engineering, Sri Vasavi Engineering College, AP, 534101, India

  • Thamarai Muthusamy

    Electronics and Communication Engineering, Sri Vasavi Engineering College, AP, 534101, India



Recent digital applications will require highly efficient and high-speed gadgets and it is related to the minimum delay and power consumption. The proposed work deals with a low-power clock pulsed data flip-flop (D flip-flop) using a transmission gate. To accomplish a power-efficient pulsed D flip-flop, clock gating is proposed. The gated clock reduces the unnecessary switching of the transistors in the circuit and thus reduces the dynamic power consumption. The clock gating approach is employed by using an AND gate to disrupt the clock input to the circuit as per the control signal called Enable. Due to this process, the clock gets turned off to reduce power consumption when there is no change in the output. The proposed transmission gate-based pulsed D flip-flop’s performance with clock gating and without clock gating circuit is analyzed. The proposed pulsed D flip-flop power consumption is 1.586 µw less than the without clock gated flip-flop. Also, the authors have designed a 3-bit serial-in and parallel-out shift register using the proposed D flip-flop and analyzed the performance. Tanner Electronic Design Automation tool is used to simulate all the circuits with 45 nm technology.


Pulsed D flip-flop; Clock gating; Low power; Shift register; Transmission gate


[1] Attaoui, Y., Chentouf, M., Ismaili, Z.E.A.A., et al., 2021. Clock gating efficiency and impact on power optimization during synthesis flow. 2021 International Conference on Microelectronics (ICM); 2022 Jan 07. New Cairo City. New York: IEEE. p. 13-16.

[2] Attia, K.M., El-Hosseini, M.A., Ali, H.A., 2017. Dynamic power management techniques in multi-core architectures: A survey study. Ain Shams Engineering Journal. 8(3), 445-456.

[3] Natarajan, V., Nagarajan, A.K., Pandian, N., et al., 2018. Low power design methodology. Very-large-scale integration. IntechOpen: London. pp. 47.

[4] Varadharajan, S.K., Nallasamy, V., 2017. Low power VLSI circuits design strategies and methodologies: A literature review. 2017 Conference on Emerging Devices and Smart Systems (ICEDSS); 2017 Mar 03-04. Mallasamudram. New York: IEEE. p. 245-251.

[5] John, K., RS, V.K., Kumar, S.S., 2018. Performance comparison of explicit pulsed flip-flops in low power and high-speed applications. 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET); 2018 Dec 21-22. Kottayam. New York: IEEE. p. 1-6.

[6] Karimi, A., Rezai, A., Hajhashemkhani, M.M., 2019. Ultra-low power pulse-triggered CNTFET-based flip-flop. IEEE Transactions on Nanotechnology. 18, 756-761.

[7] Singh, P., Anand, S., 2018. Improved performance pulse triggered flip-flop. International Journal of Applied Engineering Research. 13(8), 93-96.

[8] Phyu, M.W., Goh, W.L., Yeo, K.S., 2006. Low-power/high-performance explicit-pulsed flip-flop using static latch and dynamic pulse generator. IEEE Proceedings-Circuits, Devices and Systems. 153(3), 253-260.

[9] Ameena, S., Yasmeen, W., 2020. A low power explicit pulse-triggered D flip-flop based on data feed-through scheme. Solid State Technology. 63(2s), 4646-4657.

[10] John, K., Kumar, R.V., Kumar, S.S., 2021. Low power pulsed flip-flop with clock gating and conditional pulse enhancement. International Journal of Automation and Control. 15(2), 259-274.

[11] Lin, J.F., 2014. Low-power pulse-triggered flipflop design based on a signal feed-through. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22(1), 181-185. DOI:

[12] Karimi, A., Rezai, A., Hajhashemkhani, M.M., 2018. A novel design for ultra-low power pulse-triggered D flip-flop with optimized leakage power. Integration. 60, 160-166.

[13] Panahifar, E., Hassanzadeh, A., 2017. A modified signal feed-through pulsed flip-flop for low power applications. International Journal of Electronics and Telecommunications. 63(3), 241-246.

[14] Pan, D., Ma, C., Cheng, L., et al., 2019. A highly efficient conditional feedthrough pulsed flipflop for high-speed applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28(1), 243-251.

[15] Prakalya, S.B., 2021. Power efficient clock pulsed D flip flop using transmission gate. Turkish Journal of Computer and Mathematics Education (TURCOMAT). 12(11), 1544-1555.

[16] Consoli, E., Palumbo, G., Pennisi, M., 2011. Reconsidering high-speed design criteria for transmission-gate-based master-slave flip-flops. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 20(2), 284-295.

[17] Islam, R., Guthaus, M.R., 2015. Low-power clock distribution using a current-pulsed clocked flip-flop. IEEE Transactions on Circuits and Systems I: Regular Papers. 62(4), 1156-1164.

[18] Wu, Q., Pedram, M., Wu, X., 2000. Clock-gating and its application to low power design of sequential circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications. 47(3), 415-420.

[19] Srinivasan, N., Prakash, N.S., Shalakha, D.,et al., 2015. Power reduction by clock gating technique. Procedia Technology. 21, 631-635.

[20] John, K., RS, V.K., Kumar, S.S., 2019. Effect of clock gating in conditional pulse enhancement flip-flop for low power applications. Indonesian Journal of Electrical Engineering and Informatics (IJEEI). 7(2), 357-365.

[21] Sharma, D.K., 2012. Effects of different clock gating techniques on design. International Journal of Scientific & Engineering Research. 3(5), 1-4.

[22] Kumar, C.A., Madhavi, B.K., Kishore, K.L., 2021. Enhanced clock gating technique for power optimization in SRAM and sequential circuit. Journal of Automation, Mobile Robotics and Intelligent Systems. 15(2), 32-38.

[23] Shinde, J., Salankar, S.S., 2011. Clock gating—A power optimizing technique for VLSI circuits. 2011 Annual IEEE India Conference; 2011 Dec 16-18. Hyderabad. New York: IEEE. p. 1-4.

[24] Wang, X., Robinson, W.H., 2010. A low-power double edge-triggered flip-flop with transmission gates and clock gating. 2010 53rd IEEE International Midwest Symposium on Circuits and Systems; 2010 Aug 01-04. Seattle. New York: IEEE. p. 205-208.

[25] Pal, S., Gupta, V., Islam, A., 2021. Variation resilient low-power memristor-based synchronous flip-flops: Design and analysis. Microsystem Technologies. 27(2), 525-538.


How to Cite

Syamala, B., & Muthusamy, T. (2023). An Improved Power Efficient Clock Pulsed D Flip-flop Using Transmission Gate. Journal of Electronic & Information Systems, 5(1), 26–35.


Article Type